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Abstract , 
In this paper the I-V conduction mechanism for gate injection 
(-V,), Stress-Induced Leakage Current(S1LC) characteristics 
and time-to-breakdown(tbd) of PMOS capacitors with p+- 
poly-Si and poly-SiGe gate material on 5.6,4.8 and 3.1 nm 
oxide thickness are studied. A model based on Minority 
Carrier Tunneling(MCT) from the gate is proposed for the I- 
V and SILC characteristics at -V, of our devices. Time-to- 
breakdown data are presented and discussed. 
Introduction 
The integrity of ultra-thin oxides is a major concern for 
further downscaling of the gate oxide thickness. Stress- 
Induced Leakage Current(SILC), soft-breakdown(SB) and the 
increase of temperature acceleration of time-to-breakdown 
(tbd) limit the downscaling of gate oxide thickness [1,2,3]. 
Gate oxide reliability has been studied mainly for n+-doped 
poly-Si gate devices. The degradation of PMOS gate 
dielectric is also a major concern. Recently, first reports on 
the conduction(1-V), SILC and degradation mechanisms in p+ 
gate devices were presented [4,5,6]. However a complete 
understanding is still not available. In this work the I-V 
conduction mechanism for gate injection, SILC 
characteristics and reliability of PMOS capacitors with p+- 
gate material on 5.6,4.8 and 3.1 nm oxide thickness are 
studied. P+-gates with poly-Si and poly-Sio +eo 3 are used to 
study the influence of gate workfunction on gate current and 
SILC current. 
I-V Conduction Mechanism 
I-V measurements are performed on gated diode structures 
for both gate bias polarities. Fig. 1 displays the J-E 
characteristics of the unstressed p+ poly-Si and poly-SiGe 
capacitors(5.6 nm) for substrate and gate injection conditions 
(n+ shown as reference). The oxide field was obtained by 
integration of the high frequency(10 kHz) C-V curve (gated- 
diode) [6]. The onset of conduction at -V, occurs at 
significantly higher oxide field (1 S x )  than for +V, condition. 
Note the difference between poly-Si and poly-SiGe for -V,. A 
carrier separation technique was used in [7] to show that 
electron injection from the gate is dominating the tunnel 
current. Hole tunneling from the substrate is negligible for 
thicker oxides (>4 nm) (Fig. 2) 
In Fig. 3 the J-E characteristics of PMOS capacitors on 4.8 
nm oxide with different RTA gate anneal are shown. It can be 
observed that for -V, with increasing RTA temperature the J- 
E characteristics shift to higher oxide fields. 
For very thin oxides (<4 nm) another contribution to the I-V 
curve at -V, is observed. Carrier separation measurements 
show that holes can tunnel from the substrate to the gate 
(+Is,& see Fig. 4. This current increases strongly with 
electrical stress, indicating that it is trap related. A possible 
mechanism could be trap assisted hole tunneling from the 
substrate (HTAT). Moreover, this current increases strongly 
with decreasing oxide thickness and can be important for the 
degradation of ultra-thin oxides, since hot-holes are no longer 
needed to trigger the breakdown process [8]. Note that this 
current can be of importance for very thin oxide n+ gate 
devices at -V, condition and as MCT for +V,. 
At higher Vox, Is/d changes sign due to impact ionisation of 
electrons coming from the gate. 
I-V Model for Gate Injection 
For thick oxides(> 4 nm) there are three possible mechanisms 
for electron injection from the gate (Fig. 2). The first 
possibility is valence band tunneling(VBT), however a FN 
expression with $1~=4.2 eV(po1y-Si) can not be used to fit the 
I-V curves at -V, (Fig. 3) [4,9]. A second possibility is 
tunneling of electrons from interface states(IST), which are 
present at the poly-Si/Si02 interface. This current might be 
important but will be neglected in first approximation to 
investigate MCT only. A third possibility is tunneling of 
minority carriers (MCT), i.e. electrons from the conduction 
band of the gate. A first order model of MCT was developed 
based on the Esaki-Tsu tunneling formula [ 101 : 
Note that under FN tunneling the Fermi-level is located at the 
conduction band edge i.e. E,=Ec, however for MCT EFccEc. 
The difference in energy between the Fermi level in the gate 
and the conduction band edge at the Si02 interface is gate 
voltage dependent due to gate depletion. The potential drop 
over the gate depletion layer VpIy is estimated from measured 
C-V curves. 
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Calculated J-E characteristics with N,I,=2-1019cm‘3 (poly-Si 
and poly-SiGe) of MCT agree reasonably well with 
measurements (Figs. 5 and 6). The difference between poly- 
Si and poly-SiGe is related to a decrease in bandgap E, for 
MCT. This indicates that MCT is important for the gate 
doping used in our devices. Refining the MCT model also 
requires inclusion of non-uniform injection (doping level 
varies over grain) and the limited generation of carriers 
available for tunneling. The latter effect is also observed from 
C-V measurements, see Fig. 7. High frequency(l0 kHz) C-V 
curves on 4.8 nm oxide thickness show no sharp onset of 
inversion as is observed in n+ gate devices [ 113, hence carrier 
tunneling out of the gate occurs at a higher rate than that of 
carrier generation. This indicates that V,I, which is an 
important parameter for MCT, can be determined with 
limited accuracy only. The dependence of the J-E 
characteristics at -V, on gate anneal RTA temperature (Fig. 
3) is also explained using MCT. Gate doping at the Si02 
interface increases with increasing RTA temperature and a 
higher oxide field is needed to obtain the same tunnel current. 
So for gate injection conditions, a significantly larger oxide 
field is required to obtain the same tunneling current as for 
substrate injection conditions. This will also influence the 
SILC characteristics. Results are discussed below. 
SILC Characteristics 
Electrical stress has been applied on A=4.0-10‘4 cm-2 poly-Si 
and poly-SiGe PMOS capacitors on 5.6 nm oxide thickness 
using constant current stress(CCS) conditions of J,,,, =fO. 1 
mA/cm2. SILC was measured in a similar way as in [2]. In 
Figs. 8 and 9 the J-E characteristics of p+ poly-Si and poly- 
SiGe gate devices are shown after various stress intervals. For 
-V, injection SILC becomes apparent at much higher oxide 
fields compared to +V,. Furthermore the field dependence is 
different from that at +V,. At comparable oxide field SILC is 
orders of magnitude smaller for -V, stress than for +V, stress. 
This is different from n+-poly gate devices where SILC is 
almost symmetric with gate polarity [2]. The reduced SILC 
for poly-SiGe compared to poly-Si could be a result of 
reduced boron incorporation in the gate oxide or a lower 
oxide field at the same stress current (CCS). 
SILC is assumed to be due to trap-assisted tunneling(TAT) 
and it is observed that SILC is proportional to the neutral trap 
density created during stress [ 121. Fig. 10 shows the gate and 
source/drain current of p+ poly-Si gate MOSFETs on 4.8 nm 
gate oxide thickness before and after -V, stressing. Note that 
after stressing an increase of source/drain current (+Is/a) is 
observed which flows from the source/drain to the gate and is 
most likely due to HTAT. The quantum yield (corrected for 
HTAT) before and after -V, stressing is given in Fig. 11. It 
can be observed that the electrons in the SILC process after - 
V, stress lose an energy of 1.0 eV, which is slightly lower as 
observed for n+ gate devices [lo]. This difference could be 
related to a thinner oxide thickness in this case. 
A model based on inelastic TAT was developed similar to 
that in [lo] to model the SILC current under FN, MCT and 
VBT injection conditions. The hole current (HTAT) is not 
included in the model, since it is negligible for bX=5.6 nm. 
The cross section of the traps is taken from [13] to be G= 
l.lO-I5 cm2, however significant only as far as orders of 
magnitude are concerned. Erelax is assumed to be 1.5 eV for 
bx=5.6 nm. 
The +V, SILC after +V, stress can be described well under 
FN injection assuming a neutral trap volume density of 
Nmp=9.2.10” cm-3 (Fig. 12). For -V, stress the SILC current 
at -V, is caused by TAT of valence band electrons for Ec7 
MV/cm (NUap=5.6.1O1* cm”), since gate depletion is reduced. 
For high oxide fields TAT of conduction band electrons is the 
dominant conduction mechanism with Nm,=l.l.1019 cm” 
(Fig. 13). This increase of neutral traps for -V, stress (lox) is 
most likely due to the higher oxide field at -V, during stress 
at the same current (CCS). This is confirmed by Figs. 14 and 
15 were the SILC characteristics are measured for +V, and 
-V, after opposite stress bias polarity conditions. For +V, 
also an increase of SILC is observed (lox), while at -V, 
SILC is significantly reduced. 
Time-to-breakdown Measurements 
Time-to-breakdown(tbd) data of ultra-thin gate oxides with p+ 
gates on 4.8 nm gate oxides under constant voltage stress 
(CVS) conditions of V,=-6.5 V are shown in Fig. 16. An 
increase of & with increasing gate anneal RTA temperature is 
observed, which is most likely related to a decrease in 
tunneling current during stress at a fixed gate voltage. This 
shows that not only V, but also the electron fluence J,,,, are 
important parameters for tM. 
Conclusions 
For p+ gate devices three mechanisms (VBT, IST and MCT) 
were proposed for the conduction mechanism under gate 
injection conditions (-V,). MCT seems to be an important 
conduction mechanism at -V, for realistic doping 
concentrations used in our devices. For thin oxides(c4 nm), a 
hole current from substrate to gate is observed, becoming 
increasingly important with decreasing oxide thickness. The 
gate anneal RTA temperature strongly influences the time-to- 
breakdown for p+ gate devices under CVS conditions. 
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Fig. 1: J-E measurements of unstressed poly-Si and poly-SiGe gate 
MOS capacitors. Dashed line poly-SiGe, solid line poly-Si. 
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Fig. 2: Schematic representation of the four possible tunneling 
mechanisms for p' gate devices under -V, bias condition. 
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Fig. 3: J-E characteristics of p' poly-si gate devices On 4.8 nm gate oxide. 
The gate anneal RTA temperature is varied from 10IO°C to 1070°C. 
Fig, 4: Cafier separation measurements on p+ gate devices (3.1 nm). 
A large increase of hole current is observed with increasing electrical stress. 
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Fig. 5: Calculated and measured 
J-E characteristics for p' poly-Si gate 
devices on 5.6 nm gate oxides. 
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Fig. 6: Calculated and measured v g  [VI 
J-E characteristics for p' poly-SiGe gate 
devices on 5.6 nm gate oxides. 
Fig. 7: High freq. C-V characteristics (gated-diode) of p' 
poly-Si gate devices on 4.8 nm gate oxide. The gate 
anneal RTA temperature is varied from lOl@C to 1070°C 
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Fig. 8: Measured J-E curves before and after stress (100pC/cm2 to lUcm2) 
for p+ poly-Si gate material on 5.6 nm gate oxide thickness. 
Fig. 9: Measured J-E curves before and after stress (lOOpUcmz to lUcmz) 
for p+ poly-SiGe gate material on 5.6 nm gate oxide thickness. 
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Fig 10: Gate and sourcddrain currents of PMOSFETs on 4.8 nm 
gate oxides before and after MCT stressing. 
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Fig. 12: Calculated and measured SILC at +V, for p' poly-Si gate 
devices on 5.6 nm gate oxide thickness (see Fig. 8). 
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Fig. 14: Measured J-E curves before and after stress for p* poly-Si gate 
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Fig. 13: Calculated and measured SILC at -V, for p* poly-Si gate 
devices on 5.6 nm gate oxide thickness (see Fig. 8). 
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Fig. 15: Measured J-E curves before and after stress for p' poly-SiGe gate 
material (5.6 nm). Stressing takes place under opposite gate bias polarity. 
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Fig. 16: tu measurements on p' poly-Si gates on 4.8 nm gate oxides at 
V,=-6.5 V. The gate anneal RTA temperature is 990"C, 1070°C and 1070°C. 
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